****

**FIRST SEMESTER 2021-2022**

(COURSE HANDOUT PART II)

**Date: 20/08/2020**

In addition to Part I (General Handout for all courses appended to the timetable) this portion gives further specific details regarding the course.

*Course No* : CS G553

*Course Title* : Reconfigurable Computing

*Instructors/in-charge* : CHETAN KUMAR V

## **Scope and Objective**

Reconfigurable (adaptive) computing is a novel yet important research field investigating the capability of hardware to adapt to changing computational requirements such as emerging standards, late design changes, and even to changing processing requirements arising at run-time. Reconfigurable computing thus benefits from a) the programmability of software similar to the Von Neumann computer and b) the speed and efficiency of parallel hardware execution.

The purpose of the course reconfigurable computing is to instruct students about the possibilities and rapidly growing interest in adaptive hardware and corresponding design techniques by providing them the necessary knowledge for understanding and designing reconfigurable hardware systems and studying applications benefiting from dynamic hardware reconfiguration.

## **Contents**

The course covers the following subjects:

* Reconfigurable computing systems (Fine and coarse grained architectures and technology)
* Design and implementation (Algorithms and steps to implement algorithms to FPGAs)
* Temporal partitioning (Techniques to reconfigure systems over time)
* Temporal placement (Techniques and algorithms to exploit the possibility of partial and dynamic hardware reconfiguration)
* On-line communication (State-of-the-art techniques about how modules can communicate data at run-time)
* Applications (applications benefiting from dynamic hardware reconfiguration and verification using Xilinx System Design tools and Boards).

## **Background**

Background for the course is a basic knowledge in the following areas: digital design, optimization algorithms, and computer architecture.

## **Text Book**

1. Wolf Wayne, *FPGA Based System Design*, Pearson Edu, 2004.

## **Reference Book**

1. Scott Hauck, André DeHon, Reconfigurable Computing - The Theory and Practice of FPGA Based Computation, The Morgan Kaufmann Series in Systems on Silicon, 2007.
2. C Bobda, Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications, Springer, 2007.
3. R Vaidyanathan, Trahan Jerry, Dynamic Reconfiguration: Architectures and Algorithms, L, Kluwer Academic, 2003.
4. Uwe Meyer-Baese, DSP with FPGAs, Springer-Verlag, 2003.

## **Course Plan**

| **Lecture No.** | **Learning Objectives** | **Topics to be covered** |
| --- | --- | --- |
| 1-4 | Introduction | Introduction application and comparison   * General Purpose Computing * Domain Specific Computing * Application Specific Computing * Reconfigurable Computing |
| 5-6 | VLSI Technology | Wires, Registers and RAM   * Wires and vias * Gate delay vs. wire delay * Registers and RAM |
| 7-8 | Reconfigurable Computing Hardware | Programmable logic, an overview of   * PLA, PAL, SPLD and CPLD |
| To be discussed in Lab | Hardware Description Languages | Modeling with HDLs   * Verilog/VHDL |
| 9-11 | Reconfigurable Computing Device | FPGA Architecture, FPGA Fabrics  Configuration   * SRAM Based-FPGAs * Permanently Programmed FPGAs   Programmable I/O, Circuit Design of FPGA Fabrics, Architecture of FPGA Fabrics, Case Studies (Xilinx, Altera, Actel etc). |
| 12-15 | Reconfigurable Computing Architecture | Fine - Grained and Course - Grained Reconfigurable Architecture, Case Studies. |
| 15-16 | Programming Reconfigurable Systems | Logic Design Process   * Design * Integration * FPGA Design Flow   Implementation Approaches   * Run Time Reconfiguration (RTR) * Partial Reconfiguration (PR) |
| 17-24 | Mapping Designs to Reconfigurable Platform | Logic Implementation for FPGAs, Syntax-Directed Translation  Logic Synthesis   * Two-Level Logic Synthesis * Multi-Level Logic Synthesis   LUT-Based Technology Mapping |
| 25-35 | High-Level Synthesis for Reconfigurable Devices (Behavioral Design) | Modeling   * DFG, CFG   Introduction to Binding, Scheduling and Allocation, Temporal Partitioning  Temporal Partitioning Algorithms   * ASAP * ALAP |
| 35-39 | Temporal Placement and Routing | Offline and Online Temporal Placement  Routing Cost, Routing-Conscious Placement |
| 39-40 | Online Communication | Communication at run-time between modules on the Reconfigurable Device |
| 41-43 | Reconfiguration Management | Multi-Context FPGAs, Introduction to Partial Reconfiguration |

## **Evaluation Scheme**

| **EC No.** | **Evaluation Component** | **Duration** **(min)** | **Marks (Weightage %)** | **Date and Time** | **Nature of Component** |
| --- | --- | --- | --- | --- | --- |
| 1 | Mid-Semester Exam | 90 Min | 30%(60M) | To be announced | Open Book |
| 2 | Regular Labs | NA | 10%(20M) | To be announced | Open Book |
| 3 | Lab Assignments/Projects | NA | 20%(40M) | To be announced | Open Book |
| 4 | Comprehensive Exam | 120 Min | 40%(80M) | As announced in the Time Table | Open Book/Closed Book |

## **Lab**

This course has lab components using Xilinx Vivado, Xilinx System Generator.

| **Practical No** |  | **Name of the experiment** | **No of sessions** |
| --- | --- | --- | --- |
| 1. |  | **Introduction to Verilog, Modelling Styles (Lecture)** | 1 |
| 2. |  | **Basics of Verilog HDL (Lecture)** | 1 |
| 3. |  | **Simple Programs in Verilog (Exercise)** | 1 |
| 4. |  | **Demonstration of Design, Synthesis and Implementation of digital block on FPGA (Demo + Exercise)** | 1 |
| 5. |  | **Deign of Counter on FPGA (Demo + Exercise)** | 1 |
| 6. |  | Deign of Counter on FPGA (Exercise) | 1 |
| 7. |  | **FSM Design using Verilog (Lecture + Exercise)** | 1 |
|  |  |  | |
| 8. |  | **Lab Assignment 1 (Demonstration by Students)** | 2 |
| 9. |  |
| 10. |  | **VIO (Virtual Input/output) IP for Debugging (Lecture + Demo)** | 1 |
| 11. |  | **Implementation of ALU using VIO (Exercise)** | 3 |
| 12. |  |
| 13. |  |
|  |  |  | |
| 14. |  | **Integrated Logic Analyzer IP (Demo)** | 1 |
| 15. |  | **System Generator (Demo)** | 1 |
| 16. |  | **Lab Assignment 2 (Demonstration by Students)** | 2 |
| 17. |  |
| 18. |  | **Vivado HLS (Demo + Exercise) Tentative** | 1 |
| 19. |  | Vivado HLS (Exercise) | 1 |
|  |  |  | |
| 20. |  | Practice Labs | |
| 21. |  |

## **Chamber Consultation Hours**

Will be announced in the class

## **Notices**

Notices regarding the course will be put up on the course web site

## **Makeup**

Make-up will be given on **genuine** grounds only. Prior application should be made for seeking the make- up examination.

Instructor - in - charge

CS G553